Abstract: This paper presents a new methodology to implement ternary Conditional Sum Adders (CSA) using CNFETs. The existing design of ternary conditional sum adders conditionally compute sums ...
Abstract: Multi-valued logic (MVL) circuits, especially the ternary logic circuits, have attracted great attention in recent years due to their higher information density than binary logic systems.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results